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High-quality Si nanowire field effect transistors (FETs) were fabricated using thermal nanoimprint
and chemical wet etching technologies. FET structures of different lengths demonstrate high carrier
mobility with values of about 750 cm2/Vs and low volume densities of active traps in the dielectric
layers of 5 1017 cm3 eV1. We investigated the transport properties of these n-type channel
structures using low-frequency noise spectroscopy before and after gamma radiation treatment.
Before gamma irradiation, FET structures with lengths of less than 4 lm exhibited noise from
contact regions with 1/(L2) dependence for the relative 1/f noise. After gamma radiation, the spectra
reflected the priority of channel noise with 1/L dependence for all samples. The transport
characteristics show that the fabricated nanowire FETs improved scalability, decreased parameter
scattering, and increased stability after treatment. The results demonstrate that these nanowire FETs
are promising for nanoelectronic and biosensor applications due to the cost-efficient technology and
advanced performance of FETs with improved stability and reliability.VC 2013 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4833567]
I. INTRODUCTION
Si nanowires (NWs) are the object of increased attention
because along with nanoscaling they provide a number of
new features in electronic transport.1 Novel test structures
fabricated on the basis of Si NWs are the ultimate building
blocks for future nanoelectronics2 and biological sensor
applications.3 These structures have to be stable in operation.
However, a great many factors influence their reliability and
stability, particularly the fabrication technology of nanowire-
based structures.
The fabrication technologies of Si NWs can be divided
into two categories: “bottom-up” and “top-down.” The
bottom-up approach4 relies on the growth of Si NWs, which
suffers from the limitations of complex chip integration. The
top-down approach5 is more compatible with standard com-
plementary metal-oxide-semiconductor (CMOS) processes
and usually involves electron beam lithography and dry etch-
ing technologies. Top-down methods are currently attracting
growing interest due to their unique advantages, such as high
controllability, good reproducibility, and compatibility with
state-of-the-art CMOS processing. These factors are very im-
portant for the fabrication of biosensors. However, almost all
of the top-down processes use the reactive-ion etching (RIE)
technique, which results in imperfections at the edges of
nanostructures with a relatively low signal-to-noise ratio.
Nanoimprint lithography (NIL) is a promising method for
fabricating nanowire structures because of its low cost, high
resolution, and high throughput. Anisotropic wet etching in
tetramethylammonium hydroxide (TMAH) produces a
smooth surface and improved performance of the structures.6
However, despite progress in the technology and the
ability to fabricate nanosize structures with identical geome-
try, structures of a similar size show rather large scattering in
their electrical characteristics. This is primarily caused by
traps and imperfections, by the utilization of very thin dielec-
tric layers, and captures by these defect charges, which lead
to a shift in the threshold voltage and change the transistor
characteristics over time as these traps are charged.
The values of voltages applied to the transistor also affect
the processes in the channel of silicon transistor and the
exchange processes with the traps.7 Noise spectroscopy is
one of the most powerful methods for studying device per-
formance and the reliability of structures with nanoscale
dimensions, which is directly related to the type and number
of traps in the structures. In this respect, the data obtained
from noise spectra allows to analyze the performance of the
structure, to identify the main traps determining transport
properties, and to predict the stability and reliability of the
structures. Thus, noise properties directly reflect the perform-
ance of fabrication technology.
In this work, the top-down method was used to fabricate
high-performance Si NW-FET structures for biosensor appli-
cations applying cost-efficient thermal NIL in combination
with anisotropic wet etching in TMAH. We investigated
n-type channel Si NW-FET structures of different lengths.
This enabled us to analyze different transport regimes,
including regimes with and without the influence of contact
contribution to channel transport, by studying the noise prop-
erties of the FET structures. In addition, the use of low doses
of gamma radiation treatment yielded an improvement in the
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structure parameters, such as reduced leakage current in the
dielectric layers, reduced scattering in the transport charac-
teristics, and a reduced Lorentzian noise component in the
spectra of FET structures.
II. EXPERIMENTAL
We designed and fabricated Si NW structures with a
width of 250 nm and different lengths (L¼ 2 lm, 3 lm,
4lm, 6lm, 8lm, 10 lm, 12 lm, 14 lm, 16 lm, 18 lm,
20 lm, 22lm) to investigate the effect of nanostructure scal-
ability on device performance. The silicon-on-insulator
(SOI) wafers were purchased from SOITEC, France. The
thicknesses of the buried oxide (BOX) and of the top Si layer
(Sih100i, boron-doped 14–22X cm) were 145 nm and 70 nm,
respectively. First, a dry thermal SiO2 layer was grown. The
final thicknesses obtained were 50 nm for the active Si layer
and 37 nm for the SiO2 layer, which is used as the mask layer
during chemical etching. The nanowire structures were then
transferred from the mold to the SOI wafers by thermal
nanoimprinting (Nanonex NX2000, USA) with a main step
of 550 PSI, 160 C, 6min. After imprinting, RIE was used to
etch the residual resist layer and to etch off the SiO2 layer
between the contact lines and nanowire structures. These
structures were then transferred to the active Si layer by ani-
sotropic wet etching with TMAH (25%, 90 C). Before this
wet etching, 1% hydrofluoric acid (HF) etching for 20 s was
necessary to remove the residual SiO2. Due to the large etch
rate difference between Si and SiO2, the Si was etched off in
the regions that were not covered by oxide. Under the oxide
mask, the wet etching process slowed down when it reached
the h111i surface of the Si layer. Further etching slowly
reduced the width of the wires under the oxide mask. To
maintain the surface quality of the Si NWs after TMAH etch-
ing, the oxide mask was removed by wet etching, and the Si
NWs were then protected by an 8 nm silicon oxide formed
by dry oxidation. Optical lithography was used to define a
protection layer to protect the nanowires during ion implan-
tation. Arsenic ions (5 1014/cm2) were implanted on the
conducting lines of the sensors with an energy of 7 keV and
subsequently annealed at 950 C for 30 s in nitrogen atmos-
phere to activate the arsenic ions and thus reduce serial re-
sistance and improve the electrical performance of the
devices. After annealing, the oxide layer was etched by 1%
HF, and a new dry oxidation layer was grown again.
Afterwards, 100 nm PECVD oxide was deposited as passiva-
tion. The back gate areas and the bond pads were then
defined using optical lithography and wet chemical etching.
Finally, metallization was performed using aluminum depo-
sition and a lift-off process. The conductivity of the samples
was modified by applying a voltage to the substrate used as
the gate electrode. To tune the characteristics of the FETs,
they were exposed to small doses of gamma irradiation using
a standard isotope 60Co source with a flux of 1Gy/s and an
energy of 1.2MeV, using an accumulated dose of 104Gy.
The electrical properties of the back-gated nanowire
FETs were characterized by I-V measurements and low-
frequency noise spectroscopy. A low-noise noise measure-
ment setup developed in-house enabled us to study the
peculiarities of noise spectra in the frequency range from
1Hz to 100 kHz in order to extract the characteristic parame-
ters of the structures as a function of channel length.
III. RESULTS AND DISCUSSION
A. Characterization of Si NW FETs before gamma
radiation treatment
Fig. 1(a) shows a schematic of a Si NW FET with source
and drain regions on the surface of a SiO2/Si substrate. The
inset in Fig. 1(a) shows a high-resolution transmission elec-
tron micrograph of a Si NW with a width of 250 nm while
Fig. 1(b) shows a scanning electron micrograph of a Si
NW-FET device and the amplified channel.
The electrical properties of the back-gated nanowire
FETs were studied using I-V characteristics and low-
frequency noise spectra measurements at room temperature.
A low-noise measurement setup was developed in-house
based on an amplifier with a low level of intrinsic input-
related thermal noise of 2 1018 V2 Hz1. This enabled the
peculiarities of the noise spectra to be studied in the fre-
quency range from 1Hz to 100 kHz and the characteristic pa-
rameters of the structures to be extracted as a function of
channel length.
B. Current-voltage characteristics of fabricated
NW FETs
The I-V characteristics for one of the Si NW devices
with a length of 8 lm and width of 250 nm are shown in
Fig. 2. The drain current ID versus drain-source voltage VDS
FIG. 1. (a) Schematic of a Si NW FET
showing a NW with source and drain
regions on the surface of a SiO2/Si
substrate. Inset: high-resolution trans-
mission electron micrograph of
cross-section of a Si NW with a width
of 250 nm. The scale bar is 100 nm;
(b) scanning electron micrograph of a
fabricated silicon nanowire. The scale
bar is 5 lm. Inset: enlarged image of
the NW with a width of 250 nm.
203704-2 Li et al. J. Appl. Phys. 114, 203704 (2013)
 [This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to ] IP:
134.94.122.141 On: Mon, 09 Dec 2013 14:58:49
characteristics were measured at various gate voltages VG
(Fig. 2(a)). These output characteristics demonstrate that the
drain current increases with positive drain-source voltage
and can be effectively controlled by the gate voltage. The
transfer characteristics of the Si NW device are shown in
Fig. 2(b). For a given VDS, the ID shows a considerable
increase with positive gate voltages VG. This indicates an
n-channel behavior of the transistor. A characteristic feature
of these samples is a slow drift (decrease) in the drain cur-
rent when drain-source voltage is applied over a long time of
about 2 h. The transfer characteristics registered in the
short-time regime (5min after voltage application) and after
a longer period (2 h) differ. In the second case, the measure-
ments were performed after the establishment of the
quasi-steady state. The value of the threshold voltage VT was
determined as 1.26V.
The transfer characteristics, measured for Si NW FETs
with different lengths, are shown in Fig. 3. The measurements
were performed at a low drain voltage (VDS¼ 100mV). The
transfer characteristics demonstrate good scalability depend-
ing on the nanowire length for different NW FETs. The tran-
sition from the linear IDS (VG) to a sublinear dependence, at
VG> 1.5V, was typical for all samples. Such a behavior in
the case of MOSFET devices is well studied and explained
by series resistance and mobility degradation.8–10 It should be
noted that the above-described dependences were measured
at an applied drain-source voltage after 2–3 h, i.e., when the
stable state was reached in the structures. Measurement
results in the high-speed regime (measuring time: a few sec-
onds) demonstrated no transition to a sublinear dependence.
These data demonstrate that at VDS¼ 100mV and at gate vol-
tages larger than 1.5V, slow traps are charged slowly in the
dielectric layer by negative charges, which leads to a shift in
the threshold voltage and results in a reduced concentration
of free electrons in the channel.
Fig. 4(a) shows the total resistance as a function of chan-
nel length, obtained at different gate overdrive voltages,
VG–VT. The extracted contact resistances of the samples
using the transmission line model (TLM) are shown in
Fig. 4(b). We can clearly see that the contact resistance
decreases as the gate bias increases. This decrease in contact
resistance can be explained by the small voltage drop over
the contact regions and potential profile change due to
applied gate voltage.11 Such a behavior has been taken into
account for analysis of experimental data.
There was almost no registered change in the threshold
voltage, which was estimated to be 1.26V as a function of
the length of the sample down to L¼ 4 lm. A sharp decrease
was observed for samples with lengths of L¼ 3lm and
L¼ 2lm. This effect in samples with short channels can be
explained by contact phenomena at the interface between the
ion implantation feedline region doped by As atoms and the
sides of the nanowire channel of unintentionally doped
silicon.
The results demonstrate that the contact resistance is
lower than the total resistance, and we can neglect the con-
tact effect of the drain and source on the channel conductiv-
ity for samples with lengths above 4 lm.
For MOSFET devices, field-effect mobility can be
extracted from transfer characteristics using the following
relation:12
lFE ¼
L2gm
CoxVDS
; (1)
FIG. 2. (a) Typical output ID-VDS characteristics of the Si NW FET with a
width of 250 nm and length of 2 lm measured at different gate voltages VG
in the range from 1V to 2V with a step of 1V. The arrow indicates the
increasing value of the back-gate voltage; (b) transfer characteristics of the
FET, measured at increasing drain voltage VDS in the range from 0V to
0.4V with a step of 0.1V.
FIG. 3. Transfer characteristics measured at VDS¼ 100mV for Si NW sam-
ple with width W¼ 250 nm and different lengths L scaling in the range of
2 lm–16lm.
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where L is the gate length (cm), gm is the transconductance
(S), Cox is the gate capacitance per unit area, which was cal-
culated using Cox ¼ ere0=d, W is the width of the channel,
VDS is the drain-source voltage, er is the dielectric constant
of SiO2, and d is the thickness of buried oxide layer. It
follows from data shown in Fig. 5 that our nanowire devices
exhibit a much higher mobility than the values usually
reported in the literature about 180 cm2/Vs.13 This is due to
a higher degree of confinement and the high quality of the
nanowire fabrication process, which produces a smooth
surface.
C. Noise spectra of fabricated NW FETs
Noise measurements of NW FET samples of different
lengths showed that the spectra mostly demonstrated 1/f
behavior. A study of input referred gate noise behavior as a
function of gate voltage showed that the main source of noise
is the exchange process between the carriers and traps in the
dielectric layer14 as it will be shown below. This process can
be described by the McWhorter model.15 The input-referred
noise spectral density is usually used to analyze the noise
properties of the structures. Such equivalent input noise volt-
age was determined as a function of the gate in accordance
with the following expression:
SU ¼ SI
g2m
; (2)
where SI is the current channel noise, and gm is the transistor
transconductance, which can be determined from the slope
of the transfer characteristic of the transistor using the fol-
lowing expression:
gm ¼ dID
dVG

VDS¼const:
(3)
The transconductance dependences on gate voltage are
shown in Fig. 6.
In some cases, well-resolved Lorentzian noise compo-
nents were registered in the spectra above the flicker noise.
These components were observed in the spectra of short
samples at high gate voltages. Typical families of spectra
measured for samples with a length of 2lm are shown in
Fig. 7.
In the noise spectra measured for samples of short lengths
(L¼ 2–4lm), Lorentzian noise components were also
FIG. 4. (a) Total resistance of Si nanowire FET devices as a function of
channel length, measured at low drain voltage VDS¼ 100mV and different
gate overdrive voltages, VG–VT (V): 0, 0.5, 1, 1.5, 2. (b) Contact resistance
extracted from TLM structures of different lengths. These data demonstrate
nonlinear dependence on gate overdrive voltage.
FIG. 5. Electron mobility (lFE) extracted for Si nanowire FET devices with
different channel lengths.
FIG. 6. Transconductance of Si NW FETs with a width of 250 nm and
different lengths as a function of gate voltage VG, measured at low drain
voltage VDS¼ 100mV.
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resolved (Fig. 8(a)). The plateau of generation-recombination
(GR) current noise SI as a function of I shows I
3 power law
dependence (Fig. 8(b)) at small values of current. Such a
behavior cannot be explained by GR originating from the
series resistance.16 These GR components corresponding to
random telegraph signal (RTS) noise can be related to the
channel of the FET.
An analysis of RTS noise spectra for the sample length
was L¼ 2lm allowed us to obtain the dependence of the
time constant on the overdrive gate voltage (Fig. 9).
The dependence of the time constant on the gate voltage
is exponential. This relationship can be represented as
s  exp a VG  VTð Þ½ ; (4)
where a¼ 4.6.
Such a dependence reflects the characteristic time con-
stant of carrier capture. The reason that the time constant
decreases with an increasing gate voltage is the increase in
free carrier concentration in the channel, i.e., the time of
capture decreases with increasing concentration.
D. Analysis of flicker-noise component
The noise level was set to 1/f noise at the frequency
f¼ 1Hz. Dependence of this parameter on the gate voltage,
measured at drain-source voltage VDS¼ 100mV, is shown in
Fig. 10: 1/f noise at f¼ 1Hz.
These dependences are typical of MOSFET structures. A
weak dependence was observed in the accumulation regime at
high voltages and a sharp decrease in the subthreshold regime.
FIG. 7. Measured noise spectral density for a Si NW FET sample of length
L¼ 2 lm at gate voltages from 2V to 4.5V.
FIG. 8. (a) Normalized noise spectral density for the Si NW FET sample
with length L¼ 2 lm measured at different gate voltages in the range from
0.2V to 2.0V with a step of 0.2V. (b) The plateau of GR current noise
SI (data taken from Fig. 8(a)) as a function of drain current ID at 10Hz
frequency.
FIG. 9. Capture time constant extracted from measured spectra (Fig. 8) for
the Si NW FET sample of length L¼ 2 lm at different gate overdrive vol-
tages, VG–VT, from 0.6V to 1.0V.
FIG. 10. Measured noise spectral density of flicker noise 1/f at f¼ 1Hz as a
function of gate voltage VG at VDS¼ 100mV.
203704-5 Li et al. J. Appl. Phys. 114, 203704 (2013)
 [This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to ] IP:
134.94.122.141 On: Mon, 09 Dec 2013 14:58:49
Peaks were observed at times at voltages close to the threshold
VTh. Further analysis was performed using equivalent gate
voltage noise (Fig. 11).
The dependence of 1/f noise at the frequency of f¼ 1Hz
was plotted as a function of the gate voltage and used to
obtain the input-related noise spectral density SU as a func-
tion of VG, as shown in Fig. 11.
SU behavior was similar for all samples: a relative inde-
pendence of gate voltage between 1V<VG< 1.5V. A
weak dependence was observed in the inversion regime at
high voltages VG> 1.5V. This increase can be explained by
changes of gm as a function of time due change of trap charg-
ing state before reaching the equilibrium conditions. At neg-
ative values of VG, the growth of the SU at VG<1V can
be explained as follows. With increasing of absolute value of
gate voltage an accumulation layer forms near the bottom of
the interface layer. This layer screens the channel from the
influence of gate voltage (and from voltage fluctuations),
which leads to a slower change in the drain current with gate
voltage in this area (Fig. 11). Therefore, the noise in the sub-
threshold regime is no longer determined by the states in the
bottom interface, but rather by the states in the upper inter-
face between the passivation dielectric layer and the channel.
In this case, the charge fluctuations in the dielectric layer
transform in the channel with a transconductance defined by
the upper dielectric layer.
In addition, the presence of accumulation layer in the
channel can result in a number of processes. The first process
involves the formation of two p-n junctions connected in se-
ries: the forward-biased source/accumulation channel and
the reverse-biased junction formed by the accumulated
channel drain. This leads to a current associated with recom-
bination (forward-biased junction) and generation (reverse-
biased junction). Generation-recombination processes of this
type are reflected in the spectra in addition to the 1/f noise of
the Lorentzian noise component, particularly in the samples
of short length (Fig. 7). The current increase at large nega-
tive VG is also associated with this phenomenon. The second
process is caused by the presence of a dielectric interface on
the top channel, which can lead to the “floating base”
effect,17 which also results in additional noise with a charac-
teristic frequency determined by internal capacitances.
At moderate voltages independent of back-gate voltage
VG, the plateau (Fig. 11) corresponds to the flicker noise
associated with a bottom dielectric layer. It should be noted
that the noise level in this region differs (by about one order
of magnitude) for samples of different lengths. However,
this difference is much smaller than the difference of three
orders of magnitude in the SI values (Fig. 10). The data in
Fig. 11 shows that SU has weak dependence on VG in voltage
range from 1 to 1V. This confirms the applicability of the
McWhorter model20 with
SUðf Þ ¼ kTq
2kNotðEFÞ
fWLC20
 1
WL
; (5)
where Not(EF) is the trap density in the dielectric layer,
C0¼ eox/tox is the gate insulator capacitance per unit area, eox
is the permittivity of the dielectric layer, tox is the oxide
thickness, k ¼
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
h2=2mz/B
q
¼ 108 (cm) is the tunneling dis-
tance, T is the temperature, k is the Boltzmann constant, q is
the electron charge, uB is the potential barrier between the
channel and the gate dielectric, h is the reduced Plank’s con-
stant, mz* is an effective mass of the carriers, and W is the
width of the sample.
The experimental results obtained (Fig. 12) demonstrate
that SU is reciprocally dependent on length 1/L at VG¼ 0.
Using Eq. (5), we can determine the volume trap density
of active sites in the lower dielectric layer, substituting
eox¼ 3.9 e0 and tox¼ 145 nm, SU¼ 107, L¼ 10lm,
W¼ 0.25lm: Not is about 5 1017 cm3 eV1. This value is
not as high as that obtained for top-quality bulk Si material.18
E. Estimation of the Hooge parameter
In order to compare the noise level of our devices with
noise values reported in the literature, we estimated the
Hooge parameters using following equation:19
SI ¼ aHI
2
D
fN
; (6)
where N is the number of carriers and aH is Hooge’s con-
stant, which is used to quantitatively assess and compare the
noise performance of our devices.
FIG. 11. The input-referred noise spectral density SU as a function of gate
voltage VG, obtained for Si NW FETs of different lengths.
FIG. 12. The input-referred noise spectral density SU as a function of L at
VG¼ 0. Dashed line shows 1/L dependence.
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The total number of carriers, N, in the working point
with the maximum of the transconductance using the follow-
ing equation:
N ¼ IDL
2
qVDSl
: (7)
The average Hooge parameter (Fig. 13) for the devices was
below 2 104 for Si NW fabricated using developed nano-
imprint technology. This value is much lower than the values
reported in the literature for silicon nanostructures,20 demon-
strating the improved technology and performance of Si NW
FETs.
F. Comparison of electric properties of Si NW FETs
before and after gamma radiation treatment
Typical output characteristics of Si NW FETs measured
before and after gamma radiation treatment with a dose of
104 Gy are shown in Fig. 14. The measurements were per-
formed in a linear regime at VDS¼ 100mV for samples with
a uniform width of 250 nm and different lengths.
It should be noted that subthreshold current is strongly
reduced after the treatment by an average of about one order
of magnitude. Before gamma irradiation, VT was 1.26V
(except for samples of length 8 lm and 12 lm). After irradia-
tion, the threshold voltage shifted to a positive value of
0.295V. In addition, increasing negative gate biases in unex-
posed to gamma radiation samples results in a sharp increase
in current, while irradiated samples showed a decrease.
Thus, the subthreshold current behaved differently in the
irradiated and non-irradiated samples. At the same time, the
scattering of characteristics reduced after treatment while the
reproducibility of electric parameters improved. Further
analysis of NW FET transport properties before and after
gamma radiation treatment was performed using the results
of the noise study. Fig. 15 shows the normalized measured
1/f noise obtained at a frequency of 1Hz. It should be
emphasized that there are specific differences in the noise
characteristics: in the irradiated samples at a subthreshold
voltage, noise is relatively weakly dependent on the gate
voltage, and the non-irradiated characteristics demonstrate a
sharp peak at VG–VT¼0.5V, followed by a sharp decrease
at large negative biases.
In spite of the relatively long lengths of the channels
from 2 lm to 22 lm, as shown in Fig. 16, we found that the
normalized current noise spectral density decreases as a
function of 1/(L2) in the samples with lengths of less than
4 lm. Such dependence is characteristic of the contact con-
tribution to the noise properties. At the same time, in rela-
tively long samples, the behavior changed to a 1/L
dependence, demonstrating the priority of channel noise.
The latter dependence was also registered for samples with
short lengths after gamma irradiation, reflecting improved
scaling of the sample characteristics as a function of length.
Increased stability of the structures and decreased scattering
in the structure characteristics were also observed. The effect
of gamma radiation can be explained by relaxation processes
in the structure and a decrease in the strain21,22 in the contact
regions of the FETs.
Thus in the case of short samples in the strong inversion,
noise related to near-contact regions was mainly observed
while noise related to the channel phenomena was registered
in the case of long samples before and after irradiation. After
gamma radiation treatment, the contact contribution became
negligible compared to an increased channel noise, and the
noise results for short-channel samples also showed channel-
related properties.
A more detailed analysis of noise spectra for samples with
lengths of 2lm, measured before gamma radiation treatment
FIG. 13. Hooge parameters for Si NW FET structures of different lengths.
FIG. 14. Output characteristics of Si NW FETs (a) before and (b) after
gamma radiation treatment measured at VDS¼ 100mV for samples of differ-
ent lengths in the range from 2lm to 16 lm.
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at large negative gate voltages, revealed Lorentzian component
with a slope near 2 (Fig. 17) noise. It should be emphasized
that Lorentzian component disappears after the gamma radia-
tion treatment.
The slope of the noise spectra in the low frequency
region is close to 2, indicating the GR nature of this noise.
The value of the time constant of the GR process is beyond
the range investigated (s> 1=2 pf0¼ 1/2p  1Hz¼ 0.16 s). The
slope of the spectra of other samples with short channels
measured at large biases showed a similar tendency to
increase at low frequencies, but the increase was less
pronounced.
At the same time, the subthreshold current of non-
irradiated samples increases (Fig. 14(a)) at large negative
gate voltages. This current is accompanied by a low-
frequency GR noise with a time constant of s> 0.16 s. Noise
SI at a frequency of at least f¼ 1Hz decreases with an
increasing negative bias VG. The reason for the
low-frequency noise behavior of sub threshold current is dif-
ficult to identify. Kink effects17 cannot be responsible for the
noise: the non-linear kink effect is impossible because of the
low voltage VDS; the linear kink effect is also impossible
because of the large thickness of the back-gate (in this
case—buried) oxide. Furthermore, the tunneling of charges
through the top oxide of the valence band is also impossible
because the field is practically zero. The behavior in the sub-
threshold region can be explained by processes taking place
at negative voltages23–26 in MOSFET structures. At these
biases, the Si layer is partially depleted, and majority carriers
(holes) accumulate near the buried oxide layer. This results
in an increase in the forward current through the
source/Si-layer junction. This current generates shot noise
with a spectrum limited to a frequency determined by the na-
ture of the capacitive impedance of the p-n junction. The
capacity of this impedance is determined by the state of
interface between the Si/SiO2 buried oxide layer. This inter-
face state was investigated with proton irradiation in Ref. 25.
It was shown that irradiation reduces the level of GR noise
components in n-MOSFET, but in p-MOSFETs, the influ-
ence is the opposite, i.e., the GR noise increases.
In our work, we found that under the influence of a low
dose of gamma radiation treatment, the GR noise component
in the subthreshold current (at a large negative bias on the
gate, in the regime of the accumulation of holes) was not reg-
istered after treatment despite a lower flicker noise level.
This agrees with the trends described in Ref. 25 for
n-MOSFETs of relatively large areas.
The origin of the capacitive impedance of the p-n junc-
tion is discussed in Refs. 23–25. In Ref. 23, it is suggested
FIG. 15. 1/f noise at a frequency of 1Hz measured (a) before and (b) after
gamma radiation treatment as a function of overdrive gate voltage VG–VT.
FIG. 16. Normalized current noise spectral density of the flicker noise com-
ponent versus sample length, measured at drain-source voltage
VDS¼ 100mV and gate overdrive voltage VG–VT¼ 0.5V.
FIG. 17. Current noise spectral density of Si NW sample of length
L¼ 2 lm, measured at large negative gate biases VG: 3.0V, 3.2V,
3.5V, 4.0V, 4.5V.
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that front-back gate coupling effects can be explained by
considering the increased body-source leakage currents and,
hence, the body-source conductance induced by the accumu-
lation. In Ref. 24, it is proposed that the additional source of
floating-body-related excess Lorentzian noise is shot and
thermal noise in the body charge, filtered by the RC imped-
ance of the source-body junction. The possible origin of the
body-charge fluctuations and related shot and thermal noise
are discussed. In Ref. 26, the back-gate-induced noise
overshoot revealed in partially depleted SOI n-MOSFETs
and p-MOSFETs. It is assumed that the accumulating back-
gate voltage induces the pþþ-n junction near the back
interface, and its leakage current increases conductance.
The results of our investigation of the effect of gamma
irradiation on subthreshold current and associated GR noise,
registered before treatment, allow us to associate the capaci-
tive component with the slow centers at the interface
between the Si/SiO2 buried oxide layer. The fact that GR
noise can be removed after irradiation confirms participation
of slow traps, which may change their charge state under the
influence of radiation. There is also a change in the threshold
voltage, and its variance is reduced in the array of samples.
The subthreshold current is also reduced (Fig. 14). In addi-
tion, the normalized input-referred noise spectral density
also demonstrates the influence of the change in the charge
state of slow traps at the interface (compare Fig. 18(a) and
Fig. 18(b)) and after the gamma radiation reflects behavior
that is more typical of high-quality MOSFETs with noise
that is almost independent of gate voltage.
The spectra measured for short-length samples also
reveal Lorentzian-type noise components in addition to the
1/f noise component (Fig. 19). An analysis of fluctuation
behavior as a function of time showed that the Lorentzian
noise components correspond to the RTS-type noise, i.e., the
noise is associated with fluctuations related to a single cen-
ter. Measurement results for the RTS noise component for
short-length samples demonstrated that there is a significant
contribution of this kind of noise before irradiation (Fig. 19),
but that after exposure, the level of the RTS noise component
significantly reduces, and the characteristic frequency
decreases from 1.6 kHz to 40Hz. At the same time, the slope
drain-gate characteristics reduce slightly with back-gate vol-
tages, as shown above. This can be explained by the shift of
the conductive channel to the upper interface and the
reduced influence of the back-gate voltage on the channel. In
this case, the electron density at the lower interface decreases
as does the probability of the GR process, manifested in the
form of RTS noise, leading to a shift in the spectrum of RTS
to low frequencies. Since the bottom interface no longer
exhibits high current density, the noise level decreases.
The shift in the maximum frequency of Lorentzian RTS
after irradiation (Fig. 19, red curve) can be explained by
changes in the charge state of the center from the positively
charged (attracting) state to neutral, or from neutral to a neg-
atively charged (repulsive) state. This results in a decrease in
carrier concentration for exchange processes between the
channel and dielectric layer. In turn, this causes a decrease in
the probability of the carrier being captured and, conse-
quently, an increase in the time constant, which determines
the position of the maximum frequency in the noise
spectrum.
The reduction in the amplitude of RTS noise in the irra-
diated sample can be explained as follows. RTS noise modu-
lates, i.e., charge fluctuations of a single center modulate the
conductivity of the channel with high density. These regions
arise because of the inhomogeneity of the semiconductor
characteristics in the channel area.
FIG. 18. The normalized input-referred noise spectral density SU as a
function of gate overdrive voltage VG–VT (a) before and (b) after gamma
radiation treatment with a dose of 104Gy.
FIG. 19. Normalized current-noise spectral density measured in the strong
inversion for a Si NW-FET sample with a width W¼ 250 nm and length
L¼ 2 lm (1) before and (2) after gamma radiation treatment.
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Irradiation removes mechanical stress in the contact
region, which also reduces 1/f noise and RTS noise levels.
The fact that the RTS noise was only observed in short-
channel devices confirms the near-contact origin of the
observed RTS fluctuations.
In the subthreshold regime, the slope of the drain
current-gate voltage characteristic reduces twice, which rep-
resents a reduced influence on the conduction channel of the
bottom gate bias. Such changes in the conditions at the lower
interface influence the subthreshold current, which after ex-
posure practically disappears. The shift in the threshold volt-
age to positive values of gate voltage indicates an increase in
negative charge at the interface. At the same time, it is
known that c-irradiation leads to an increase in the concen-
tration of positive charge due to the difference in nobilities
of electrons and holes. This contradiction may be explained
by percolation transport before gamma radiation treatment
due to non-uniform potential redistribution along the SOI
wafer. Radiation stimulated a more uniform redistribution of
the potential. This resulted in a change from a negative to a
positive threshold voltage and reduced scattering in device
characteristics.
IV. CONCLUSIONS
In this paper, we verified the high quality of nanowire
FETs fabricated by TMAH wet etching and thermal nano-
imprint technology. This fabrication method is a promising
low-cost and CMOS-compatible method. The results of
electrical measurements show that we can neglect the con-
tact effect for samples with lengths greater than 4 lm. The
characteristic time constants corresponding to the capture
of the carriers were determined by analysing RTS noise
spectra components. Trap density, estimated from flicker
noise, was found to be about 5 1017 cm3 eV1, which is
of the order of magnitude of good-quality bulk silicon ma-
terial. The improved technology and TMAH chemical etch-
ing produced samples with a high mobility and low noise
level. Such devices can be employed as chemical or biolog-
ical sensors with a higher sensitivity to the object being
tested due to a high level of uniformity and performance.
The results demonstrate that the irradiation results in
increased stability and reliability of the structure parame-
ters. Normalized current noise spectral density decreased as
a function of 1/L in the samples of all lengths after gamma
radiation treatment, demonstrating the priority of channel
noise. An analysis of the RTS noise component, registered
for samples of short length before gamma treatment, was
reduced after this treatment, confirming the results
obtained.
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